hw/riscv: implement ESP32-C3 machine

This also includes the C3 BIOS (ROM bootloader)
espressif · Oct 17, 2023 · 9f1e6f1 · 9f1e6f1
1 parent ffcbd9b
commit 9f1e6f1
Show file tree

Hide file tree

Showing 6 changed files with 649 additions and 1 deletion.
diff --git a/hw/riscv/Kconfig b/hw/riscv/Kconfig
@@ -88,4 +88,5 @@ config SPIKE
 
 config RISCV_ESP32C3
     bool
+    select OPENCORES_ETH
     select UNIMP