Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Similar software #7

Open
Nic30 opened this issue Oct 12, 2018 · 2 comments
Open

Similar software #7

Nic30 opened this issue Oct 12, 2018 · 2 comments

Comments

@Nic30
Copy link

Nic30 commented Oct 12, 2018

Hello, I have very similar software for hwt which is chisel3 equvalent.
And I have library which does same thing for this library.

d3-hwschematic circuit visualizer (input is json, can run in node or browser)
hwtGraph generates simplified json from RTL

(I had the GraphViz based tool but is was not good enough so I started to use ELK instead.)

Example CRC.

GUI is pure javascript.

I would like to sacrifice hwt in chisel3 favor. Because it is useless to have same thin 2x. But there are many things that may be useful for chisel for example this.
I can help you in working on visualizer or are there other project which does same thing for chisel?
Does seems d3-hwschematic useful to you for chisel?

@chick
Copy link
Owner

chick commented Nov 19, 2018

Sorry, I forgot about this. I'd love to see a collaboration here. I consider our effort sort of a minimum investment thing, trying to get as much out of graphviz as possible. I don't have much experience with node or javascript so it's hard for me to tell that much about how yours works. I'm not sure how to proceed, but here's a couple of things to note.

  • This project has been forked as https://github.com/freechipsproject/diagrammer, this repo is not being updated or supported
  • The firrtl parsing engine is in MakeOneDiagram, it's a little complicated, but it should give you a good feel on how to recognize the various components of firrtl
    • I would be happy to answer any questions about the code.
  • We would welcome any code contributions through PR's
  • Or, If you made a version of your code that parsed and rendered Firrtl files we could link to your project

@Nic30
Copy link
Author

Nic30 commented Nov 19, 2018

Hello, I am planing to use FIRRTL as a main "FPGA assembly" language there was some discussion about it f4pga/ideas#19. That means that the current implementation will work for you as well.

But currently I am out of time I am working on improvement of PartitionSort algorithm for HBM memories and it consumes more time than I have.

(At least 1 month more.)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants