Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Interfacing With RISCV Single Cycle Processor #32

Open
waleedjalilfarooqui opened this issue Jun 30, 2024 · 0 comments
Open

Interfacing With RISCV Single Cycle Processor #32

waleedjalilfarooqui opened this issue Jun 30, 2024 · 0 comments

Comments

@waleedjalilfarooqui
Copy link

For my University Project. I am trying to interface this GPU with a typical Risc V based single cycle processor. I am planning to use I/O mapping to interface , but iam confused as to how can i disconnect this gpu from the COCOTB and manage the TOP module's input signals manually .

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant