[beginner] Question about cybersecurity end2end example #953
-
Hi! I'm new to FINN and i started to looking at this example. I've already generated the Vivado project and opened it without errors. I have two main questions:
Below are pictures of the generated ip in Vivado and the onnx of the generated ip Thank you! |
Beta Was this translation helpful? Give feedback.
Replies: 1 comment 1 reply
-
Hi,
|
Beta Was this translation helpful? Give feedback.
Hi,
Since this is an FPGA development board only (no ARM CPU or PYNQ support), you will have to integrate the "stitched_ip" generated by FINN into your own block design that streams data in/out of the accelerator via the AXI-Stream interfaces. Maybe you could use a softcore processor to feed the data from memory/storage.
The input width of 40 is correct because it is determined by the folding (parallelism) of the first MVAU layer, more specifically the SIMD folding parameter. You could adjust the folding to process more or fewer bits of the 600 bit input in each FPGA clock cycle.