Skip to content

Actions: Xilinx/finn

QuicktestPRAgainstDev

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
524 workflow runs
524 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Bump onnx from 1.13.0 to 1.17.0
QuicktestPRAgainstDev #1937: Pull request #1218 synchronize by auphelia
October 24, 2024 09:33 14m 47s dependabot/pip/onnx-1.17.0
October 24, 2024 09:33 14m 47s
4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane extension.
QuicktestPRAgainstDev #1936: Pull request #1203 synchronize by preusser
October 24, 2024 06:44 15m 2s tpreusse.mvu_harden
October 24, 2024 06:44 15m 2s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1934: Pull request #1213 synchronize by auphelia
October 22, 2024 14:57 15m 27s feature/pyxsi_integration
October 22, 2024 14:57 15m 27s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1933: Pull request #1213 synchronize by auphelia
October 22, 2024 14:56 15m 40s feature/pyxsi_integration
October 22, 2024 14:56 15m 40s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1932: Pull request #1213 synchronize by auphelia
October 22, 2024 11:08 15m 25s feature/pyxsi_integration
October 22, 2024 11:08 15m 25s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1931: Pull request #1213 synchronize by auphelia
October 22, 2024 09:37 15m 33s feature/pyxsi_integration
October 22, 2024 09:37 15m 33s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1930: Pull request #1213 synchronize by auphelia
October 17, 2024 12:51 15m 16s feature/pyxsi_integration
October 17, 2024 12:51 15m 16s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1929: Pull request #1213 synchronize by maltanar
October 17, 2024 10:00 15m 17s feature/pyxsi_integration
October 17, 2024 10:00 15m 17s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1928: Pull request #1213 synchronize by auphelia
October 17, 2024 09:49 15m 7s feature/pyxsi_integration
October 17, 2024 09:49 15m 7s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1927: Pull request #1213 synchronize by auphelia
October 17, 2024 09:46 16m 10s feature/pyxsi_integration
October 17, 2024 09:46 16m 10s
4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane extension.
QuicktestPRAgainstDev #1926: Pull request #1203 synchronize by preusser
October 16, 2024 06:59 14m 50s tpreusse.mvu_harden
October 16, 2024 06:59 14m 50s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1925: Pull request #1213 synchronize by auphelia
October 15, 2024 17:45 15m 35s feature/pyxsi_integration
October 15, 2024 17:45 15m 35s
Analytical FIFO sizing
QuicktestPRAgainstDev #1924: Pull request #1185 synchronize by lstasytis
October 15, 2024 16:10 14m 30s lstasytis:feature/analytical-fifo-sizing
October 15, 2024 16:10 14m 30s
4-BIT DSP-MVU: Allow very wide lanes requiring even a high-lane extension.
QuicktestPRAgainstDev #1920: Pull request #1203 synchronize by preusser
October 15, 2024 15:19 15m 22s tpreusse.mvu_harden
October 15, 2024 15:19 15m 22s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1919: Pull request #1213 synchronize by auphelia
October 14, 2024 12:50 15m 57s feature/pyxsi_integration
October 14, 2024 12:50 15m 57s
Merge pull request #1212 from Xilinx/hotfix/tutorial
QuicktestPRAgainstDev #1918: Commit ac2fa5a pushed by auphelia
October 11, 2024 15:59 15m 14s dev
dev
October 11, 2024 15:59 15m 14s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1917: Pull request #1213 synchronize by auphelia
October 11, 2024 15:59 12m 29s feature/pyxsi_integration
October 11, 2024 15:59 12m 29s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1916: Pull request #1213 synchronize by auphelia
October 11, 2024 09:54 12m 29s feature/pyxsi_integration
October 11, 2024 09:54 12m 29s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1915: Pull request #1213 synchronize by auphelia
October 11, 2024 09:53 12m 3s feature/pyxsi_integration
October 11, 2024 09:53 12m 3s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1914: Pull request #1213 synchronize by auphelia
October 11, 2024 09:49 12m 15s feature/pyxsi_integration
October 11, 2024 09:49 12m 15s
Pyxsi enablement for alternative rtl simulation
QuicktestPRAgainstDev #1913: Pull request #1213 opened by auphelia
October 11, 2024 09:45 12m 11s feature/pyxsi_integration
October 11, 2024 09:45 12m 11s
Update folding configuration for FPGA flow tutorial
QuicktestPRAgainstDev #1912: Pull request #1212 synchronize by auphelia
October 11, 2024 09:36 15m 20s hotfix/tutorial
October 11, 2024 09:36 15m 20s
Update folding configuration for FPGA flow tutorial
QuicktestPRAgainstDev #1911: Pull request #1212 opened by auphelia
October 11, 2024 08:48 15m 10s hotfix/tutorial
October 11, 2024 08:48 15m 10s
Merge pull request #1030 from iksnagreb/fix/round-and-clip-thresholds
QuicktestPRAgainstDev #1908: Commit 8da09eb pushed by auphelia
October 7, 2024 10:47 14m 55s dev
dev
October 7, 2024 10:47 14m 55s