Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

projRed redAlloyWire & insulatedWire output problem with CC commanded toggleLatch #35

Open
moTechPlz opened this issue Feb 26, 2015 · 2 comments

Comments

@moTechPlz
Copy link

I have been tinkering with the computerCraft interface using openComputers to change the output state of a toggleLatch as you suggested when i asked for wrenchable dip switches. I've made this test chip: 2015-02-26_18 22 42
When i invert the output through the CC interface with the setGateProperty command. The outputs of the IC does change but a projRed.redAlloyWire or insulatedWire connected does not change with it. 2015-02-26_18 28 29
This problem can be circumvented by either;

  • connect to the output with projRed framedWire, bundeledWire, logic gate,nullCell etc
  • use redstoneDust or redLogic.alloyWire etc (can't test bluePower)
  • have a inverter, buffer, andCell etc between the toggleLach and the IOBit 2015-02-26_18 29 04
@Victorious3
Copy link
Owner

My sane side's telling me that I should just remove that feature as it is like playing Russian Roulette.

Changing the internal flags of a gate can cause all sorts of different weirdness as the only thing I can do is calling a loose neighbor update, that can have all kinds of bad consequences. You might have to accept your workaround, however, that the other types of wires interact properly is weird.

I'll have a look at this.

@evg-zhabotinsky
Copy link
Contributor

Right now, it should be easy to allow CAD-like manipulation of ICs by CC.
The real question is, how much sense would it make? It is not FPGA after all!
Most changes you can make to gate meta are no less intrusive than changing gate IDs (like rotation, mode, and maybe even delay). Others are just internal bits, like cached inputs or outputs or "state of that input 1 tick ago" (used for edge detection).
Only few properties don't fall under above 2 categories. I think they are latch states, maybe randomizer output. Resetting timers or tripping pulse formers might also make sense, but it will have to be implemented separately.

Also, IMO being able to query IC internals using nearby computer is unrealistic. If it is not FPGA, that is. And I guess it is not an FPGA.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

3 participants