-
Notifications
You must be signed in to change notification settings - Fork 18
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
ICs dont output redstone signal to certain sides #174
Comments
further testing seems to show that it does not appear unless there isa bundled input and simple output, buffer gates dont affect it, replacing the passive or gate (wire) with 2 stages of or gates doent affect it |
This bug is weird. It only happens when you use bundled input (not simple or analog). Failing sides depend on which side you use for bundled input: It affects both vanilla redstone and ProjectRed/RedLogic wires Also, ProjectRed wires do not connect at all from bottom side. Bundled outputs are not affected. |
That's a known and unavoidable issue, for some reason P:R thinks that passing -1 as bottom side over the vanilla method is somehow against conventions and thus doesn't support it at all (redstone obviously can't power above), but everybody else does it. I have no idea about the other one though, have to see... |
I found it. |
If you want fix some tiny issues like that, then i test this more detailed. |
Issue discovered in BTM preparation phase
the side of the Socket lights up but it doesn't activate redstone or redpower cables
might be connected to #173 as it seems to be the same sides/ directions
The text was updated successfully, but these errors were encountered: