Skip to content

Issues: RTimothyEdwards/netgen

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

38 Open 23 Closed
38 Open 23 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Calling an verilog module from spice no longer works.
#94 opened Aug 22, 2024 by d-m-bailey
2
Possible problem with mixed device types.
#93 opened Aug 14, 2024 by d-m-bailey
Possible problem with verilog port processing
#92 opened Aug 8, 2024 by d-m-bailey
' might be causing problems when used as part of a net name
#91 opened Jun 18, 2024 by d-m-bailey
netcmp.c / MatchPins
#88 opened May 9, 2024 by ymei
2
Multiple ports connected with verilog assign do not match.
#87 opened Feb 9, 2024 by d-m-bailey
4
'M' Property Error on Single PNP
#86 opened Jan 4, 2024 by d-m-bailey
2
make install fails [tclnetgen.dylib] Error 1
#85 opened Dec 3, 2023 by bertgoz
3
Using netgen to generate ".sim" files from ".spice" netlists
#84 opened Oct 26, 2023 by mhajimorad
24
netgen doesn't handle attributes correctly or escapes inside escapes.
#82 opened Sep 4, 2023 by d-m-bailey
2
Verilog ports shorted with assign statements in subcells are not handled correctly.
#81 opened Sep 1, 2023 by d-m-bailey
7
Netlists created with ext2spice short resistor should be equivalent to those created without
#80 opened Aug 18, 2023 by d-m-bailey
1
parallel/series reduction of resistor network yields size errors.
#76 opened May 20, 2023 by d-m-bailey
Uninitialized count in pnp device count comparison
#75 opened May 19, 2023 by d-m-bailey
9
Unsymmetrical reduction of parameters causes size mismatch.
#74 opened May 18, 2023 by d-m-bailey
Altering port lists with duplicate ports causes incorrect connectivity
#73 opened Apr 11, 2023 by d-m-bailey
7
Missing circuit matching.
#70 opened Dec 3, 2022 by d-m-bailey
black box flattening
#63 opened Oct 6, 2022 by d-m-bailey
1
Proxy pins for implicit verilog pins no longer working
#61 opened Sep 20, 2022 by RTimothyEdwards
8
noflatten option does not work for instance count mismatches
#58 opened Sep 7, 2022 by d-m-bailey
4
Possible bug in make install script
#57 opened Apr 18, 2022 by luccareinehr
Order of verilog files effects LVS results
#54 opened Mar 17, 2022 by d-m-bailey
2
netgen performance issues
#47 opened Jan 14, 2022 by antonblanchard
15
Documentation for Comparing SPICE Netlists
#46 opened Jan 10, 2022 by thejackal360
1
Looks like python/lvs_manager.py may have been unintentionally added to the repo.
#44 opened Dec 30, 2021 by d-m-bailey
1
ProTip! Find all open issues with in progress development work with linked:pr.