-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathmsm-arm-smmu-8937.dtsi
269 lines (243 loc) · 7.24 KB
/
msm-arm-smmu-8937.dtsi
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
/*
* Copyright (c) 2015-2016, The Linux Foundation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <dt-bindings/clock/msm-clocks-8952.h>
&soc {
kgsl_smmu: arm,smmu-kgsl@1c40000 {
status = "ok";
compatible = "qcom,smmu-v2";
qcom,tz-device-id = "GPU";
reg = <0x1c40000 0x10000>;
#iommu-cells = <1>;
#global-interrupts = <1>;
interrupts = <0 199 0>, <0 225 0>, <0 232 0>,
<0 233 0>, <0 234 0>;
qcom,deferred-regulator-disable-delay = <80>;
qcom,register-save;
qcom,skip-init;
qcom,dynamic;
qcom,enable-smmu-halt;
vdd-supply = <&gdsc_oxili_cx>;
clocks = <&clock_gcc clk_gcc_oxili_ahb_clk>,
<&clock_gcc clk_gcc_bimc_gfx_clk>;
clock-names = "gpu_ahb_clk", "gcc_bimc_gfx_clk";
#clock-cells = <1>;
};
apps_iommu: qcom,iommu@1e00000 {
compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
#address-cells = <1>;
#size-cells = <1>;
ranges;
reg = <0x1e00000 0x40000>;
reg-names = "iommu_base";
interrupts = <0 41 0>, <0 38 0>;
interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
label = "apps_iommu";
qcom,iommu-secure-id = <17>;
clocks = <&clock_gcc clk_gcc_smmu_cfg_clk>,
<&clock_gcc clk_gcc_apss_tcu_clk>;
clock-names = "iface_clk", "core_clk";
qcom,cb-base-offset = <0x20000>;
status = "ok";
q6: qcom,iommu-ctx@1e20000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e20000 0x1000>;
qcom,secure-context;
interrupts = <0 253 0>, <0 253 0>;
qcom,iommu-ctx-sids = <0x2000>;
qcom,iommu-sid-mask = <0x3f0>;
label = "q6";
};
adsp_sec_pixel: qcom,iommu-ctx@1e21000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e21000 0x1000>;
qcom,secure-context;
interrupts = <0 254 0>, <0 254 0>;
qcom,iommu-ctx-sids = <0x2002>;
qcom,iommu-sid-mask = <0x3f1>;
label = "adsp_sec_pixel";
};
mdp_1: qcom,iommu-ctx@1e22000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e22000 0x1000>;
qcom,secure-context;
interrupts = <0 255 0>, <0 255 0>;
qcom,iommu-ctx-sids = <0x2801>;
qcom,iommu-sid-mask = <0x3fe>;
label = "mdp_1";
};
venus_fw: qcom,iommu-ctx@1e23000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e23000 0x1000>;
qcom,secure-context;
interrupts = <0 53 0>, <0 53 0>;
qcom,iommu-ctx-sids = <0x980 0x986>;
qcom,iommu-sid-mask = <0x200 0x200>;
label = "venus_fw";
qcom,report-error-on-fault;
};
venus_sec_non_pixel: qcom,iommu-ctx@1e24000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e24000 0x1000>;
qcom,secure-context;
interrupts = <0 54 0>, <0 54 0>;
qcom,iommu-ctx-sids = <0x900 0x90a 0x909>;
qcom,iommu-sid-mask = <0x200 0x20a4 0x222>;
label = "venus_sec_non_pixel";
qcom,report-error-on-fault;
};
venus_sec_bitstream: qcom,iommu-ctx@1e25000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e25000 0x1000>;
qcom,secure-context;
interrupts = <0 58 0>, <0 58 0>;
qcom,iommu-ctx-sids = <0x90c>;
qcom,iommu-sid-mask = <0x220>;
label = "venus_sec_bitstream";
qcom,report-error-on-fault;
};
venus_sec_pixel: qcom,iommu-ctx@1e26000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e26000 0x1000>;
qcom,secure-context;
interrupts = <0 60 0>, <0 60 0>;
qcom,iommu-ctx-sids = <0x940 0x907 0x908 0x90d>;
qcom,iommu-sid-mask = <0x200 0x208 0x220 0x220>;
label = "venus_sec_pixel";
qcom,report-error-on-fault;
};
pronto_pil: qcom,iommu-ctx@1e28000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e28000 0x1000>;
interrupts = <0 76 0>;
qcom,iommu-ctx-sids = <0x1401 0x1402 0x1404>;
qcom,iommu-sid-mask = <0x3f2 0x3f0 0x3f0>;
label = "pronto_pil";
};
mss_nav: qcom,iommu-ctx@1e29000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e29000 0x1000>;
interrupts = <0 77 0>;
qcom,iommu-ctx-sids = <0x1000>;
qcom,iommu-sid-mask = <0x3fe>;
label = "mss_nav";
};
periph_rpm: qcom,iommu-ctx@1e2a000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e2a000 0x1000>;
interrupts = <0 80 0>;
qcom,iommu-ctx-sids = <0x40>;
qcom,iommu-sid-mask = <0x3f>;
label = "periph_rpm";
};
lpass: qcom,iommu-ctx@1e2b000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e2b000 0x1000>;
interrupts = <0 94 0>;
qcom,iommu-ctx-sids = <0x1c0 0x1ca 0x1cc
0x1d0 0x1d6 0x1d8 0x1e0
0x1e4 0x1e8 0x1f0>;
qcom,iommu-sid-mask = <0x7 0x1 0x3
0x3 0x1 0x7 0x3
0x1 0x7 0x1>;
label = "lpass";
};
adsp_io: qcom,iommu-ctx@1e2f000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e2f000 0x1000>;
interrupts = <0 104 0>;
qcom,iommu-ctx-sids = <0x2001>;
qcom,iommu-sid-mask = <0x3f0>;
label = "adsp_io";
};
adsp_opendsp: qcom,iommu-ctx@1e30000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e30000 0x1000>;
interrupts = <0 105 0>;
qcom,iommu-ctx-sids = <0x2004>;
qcom,iommu-sid-mask = <0x3f0>;
label = "adsp_opendsp";
};
adsp_shared: qcom,iommu-ctx@1e31000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e31000 0x1000>;
interrupts = <0 106 0>;
qcom,iommu-ctx-sids = <0x2008>;
qcom,iommu-sid-mask = <0x3f7>;
label = "adsp_shared";
};
cpp: qcom,iommu-ctx@1e32000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e32000 0x1000>;
interrupts = <0 109 0>;
qcom,iommu-ctx-sids = <0x1c00>;
qcom,iommu-sid-mask = <0x3fc>;
label = "cpp";
};
jpeg_enc0: qcom,iommu-ctx@1e33000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e33000 0x1000>;
interrupts = <0 110 0>;
qcom,iommu-ctx-sids = <0x1800>;
qcom,iommu-sid-mask = <0x3fe>;
label = "jpeg_enc0";
};
vfe: qcom,iommu-ctx@1e34000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e34000 0x1000>;
interrupts = <0 111 0>;
qcom,iommu-ctx-sids = <0x400 0x2400>;
qcom,iommu-sid-mask = <0x3fc 0x3fc>;
label = "vfe";
};
mdp_0: qcom,iommu-ctx@1e35000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e35000 0x1000>;
interrupts = <0 112 0>;
qcom,iommu-ctx-sids = <0x2800>;
qcom,iommu-sid-mask = <0x3fe>;
label = "mdp_0";
};
venus_ns: qcom,iommu-ctx@1e36000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e36000 0x1000>;
interrupts = <0 113 0>;
qcom,iommu-ctx-sids = <0x800 0x807 0x808
0x811>;
qcom,iommu-sid-mask = <0x200 0x200 0x227
0x220>;
label = "venus_ns";
qcom,report-error-on-fault;
};
mss_mcdma: qcom,iommu-ctx@1e38000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e38000 0x1000>;
interrupts = <0 115 0>;
qcom,iommu-ctx-sids = <0xc00>;
qcom,iommu-sid-mask = <0x3fe>;
label = "mss_mcdma";
};
access_control: qcom,iommu-ctx@1e37000 {
compatible = "qcom,msm-smmu-v2-ctx";
reg = <0x1e37000 0x1000>;
interrupts = <0 114 0>;
qcom,iommu-ctx-sids = <0x1406 0x1408 0x140c
0x100 0x1d4 0x1e6 0x2c0
0x340>;
qcom,iommu-sid-mask = <0x3f1 0x3f3 0x3f1
0x7f 0x1 0x1 0x3f
0x3f>;
label = "access_control";
};
};
};
#include "msm-arm-smmu-impl-defs-8937.dtsi"