Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

PLL error #1

Open
freetoair opened this issue Sep 13, 2023 · 1 comment
Open

PLL error #1

freetoair opened this issue Sep 13, 2023 · 1 comment

Comments

@freetoair
Copy link

Hi, Angelo

After verification in Icestudio i get this in command output:

iverilog -o hardware.out -D VCD_OUTPUT= -D NO_INCLUDES "C:\Users\n\AppData\Roaming\SPB_Data.icestudio\apio\packages\tools-oss-cad-suite\share\yosys/ecp5/cells_sim.v" main.v
main.v:222: error: Unknown module type: EHXPLLL
main.v:1645: error: Unknown module type: ODDRX1F
main.v:2175: error: Unknown module type: EHXPLLL
main.v:2112: error: Unknown module type: ODDRX1F
main.v:2113: error: Unknown module type: ODDRX1F
main.v:2114: error: Unknown module type: ODDRX1F
main.v:2115: error: Unknown module type: ODDRX1F
8 error(s) during elaboration.
*** These modules were missing:
EHXPLLL referenced 2 times.
ODDRX1F referenced 5 times.


scons: *** [hardware.out] Error 8

My board is ULX3S-25F. What is wrong ?

@AmarVLSI
Copy link

AmarVLSI commented Jun 7, 2024

TRELLIS_IO and OODRXIF files are missing. But OODR is present as an IP but with only clk_in and clk_out signal. In OODR IP Q and sclk signals are missing in Xil;inx Vivado 2023.2 version.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants